Creating SystemVerilog like interface in SystemC : Part 1

azarmadr3(54)
Published in
#coding
Words
33
Reading
1 min
Listen
Play
6y

Disclaimer(lol):I haven't tested this yet, hoping this works

Interface in SystemC

image.png

Connections in Driver or Monitor

Driver

image.pngimage.png

Monitor

image.pngimage.png
Next part contains how to connect in agent, testbench and sc_main.

coding
hive-122108
education
verification
linux
via esteem
This post was published via esteem. Ecency is not the originator or editor of this content and displays it for discovery purposes only.
6
Creating SystemVerilog like interface in SystemC : Part 1 | Ecency